

WHAT IS CLAIMED IS:

1. A information handling system comprising:
 a processor having a THERMTRIP output;
 a power supply coupled to the processor for operating the processor; and
 a thermal trip power control circuit comprising:
 a latch having a CLK input coupled to the THERMTRIP output of the
 processor and CLR input coupled to a user-activated control; and
 a gate having an input coupled to the output of the latch and an output coupled
 to a PS_{ON} input of the power supply.

2. The information handling system as defined in Claim 1, further comprising:
 signal conditioning means coupled between the THERMTRIP output of the processor
 and the CLK input of the latch for conditioning a processor THERMTRIP
 signal so that an overheating condition of the processor causes a transition at
 the CLK input of the latch.

3. The information handling system as defined in Claim 2, wherein the signal
 conditioning means comprises:
 a level shifter having an input coupled to the THERMTRIP output of the processor;
 and
 an inverter coupled to an output of the level shifter.

4. The information handling system as defined in Claim 3, wherein the signal
 conditioning means is operable to cause a negative-going transition in the THERMTRIP
 signal to result in a positive-going transition at the CLK input of the latch.

5. The information handling system as defined in Claim 4, further comprising:
 an isolation switch coupled between the signal conditioning means and the CLK input
 of the latch, the isolation switch operable to selectively couple the
 THERMTRIP signal to the CLK input of the latch.

6. The information handling system as defined in Claim 5, wherein the isolation
 switch is operable to couple THERMTRIP signal to the CLK input of the latch when a PS

3 signal is asserted and to isolate the THERMTRIP signal from the CLK input of the latch
4 when the PS_G signal CLK is not asserted.

1 7. The information handling system as defined in Claim 6, wherein the isolation
2 switch has an input node coupled to the signal conditioning means, an output node coupled to
3 the CLK input of the latch, and a control node coupled to the PS_G signal.

1 8. The information handling system as defined in Claim 7, wherein the isolation
2 switch comprises an FET.

1 9. The information handling system as defined in Claim 1, further comprising:
2 an isolation switch coupled between the THERMTRIP output of the processor and the
3 CLK input of the latch, the isolation circuit operable to selectively couple the
4 THERMTRIP signal to the CLK input of the latch in response to the PS_G
5 signal.

1 10. The information handling system as defined in Claim 9, further comprising a
2 signal conditioner that comprises:
3 a level shifter having an input coupled to the THERMTRIP output of the processor;
4 and
5 an output of the level shifter and an output coupled to the isolation circuit.

1 11. The information handling system as defined in Claim 10, wherein the signal
2 conditioner is operable to cause a negative-going transition in the THERMTRIP signal to
3 result in a positive-going transition in the THERMTRIP signal at the isolation circuit.

1 12. The information handling system as defined in Claim 10, wherein the isolation
2 switch is operable to couple THERMTRIP signal to the CLK input of the latch when a PS
3 signal is asserted and to isolate the THERMTRIP signal from the CLK input of the latch
4 when the PS_G signal CLK is not asserted.

1 13. The information handling system as defined in Claim 12, wherein the isolation
2 switch has an input node coupled to the signal conditioning means, an output node coupled to
3 the CLK input of the latch, and a control node coupled to the PS_G signal.

1 14. The information handling system as defined in Claim 1, wherein the CLK
2 input of the latch is coupled to the processor.

1 15. The information handling system as defined in Claim 14, wherein the CLK
2 input of the latch is coupled to the processor through an isolation circuit.

1 16. The information handling system as defined in Claim 15, wherein the isolation
2 circuit operates to prevent the latch from changing state until the power supply is
3 demonstrated to be properly operating.

1 17. The information handling system as defined in Claim 16, wherein the isolation
2 circuit comprises a semiconductor switching device having an input node coupled to the
3 processor, and output node coupled to the CLK input of the latch and a control node coupled
4 to the power supply.

1 18. In an information handling system comprising a processor and a power supply,
2 a method of controlling the power supply in response to an overheating condition of the
3 processor, the method comprising:

4 receiving a THERMTRIP signal from the processor, the THERMTRIP signal
5 indicative of a processor overheating condition;

6 coupling the THERMTRIP signal to a latch circuit so that the latch circuit provides at
7 an output a THERMTRIP_PSDIS signal to the power supply so as to disable
8 the power supply.

1 19. The method as defined in Claim 18, wherein the THERMTRIP signal is
2 coupled to the latch circuit through an isolation switch so that invalid signals are isolated
3 from the latch circuit.

1 20. The method as defined in Claim 19, wherein the isolation switch has an input
2 node coupled to the THERMTRIP signal, and output node coupled to the latch, and a control
3 node coupled to a PS_G signal.

1 21. The method as defined in Claim 20, wherein the isolation circuit comprises a
2 FET.

1 22. The method as defined in Claim 18, wherein the THERMTRIP signal is
2 coupled to the latch circuit through a signal conditioner.

1 23. The method as defined in Claim 22, wherein the signal conditioner comprises:
2 a level shifter having an input coupled to the THERMTRIP output of the processor;
3 and
4 an inverter coupled to the output of the level shifter.

1 24. The method as defined in Claim 23, wherein the signal conditioner is operable
2 to cause a negative-going transition in the THERMTRIP signal to result in a positive-going
3 transition at a CLK input of the latch.

1 25. The method as defined in Claim 24, further comprising:
2 an isolation switch coupled between the signal conditioner and the CLK input of the
3 latch, the isolation switch operable to selectively couple the THERMTRIP
4 signal to the CLK input of the latch.

1 26. The method as defined in Claim 25, wherein the isolation switch is operable to
2 couple THERMTRIP signal to the CLK input of the latch when a PS_G signal is asserted and
3 to isolate the THERMTRIP signal from the CLK input of the latch when the PS_G signal CLK
4 is not asserted.

1 27. The method as defined in Claim 26, wherein the isolation switch has an input
2 node coupled to the signal conditioner, an output node coupled to the CLK input of the latch,
3 and a control node coupled to the PS_G signal.

1 28. The method as defined in Claim 18, wherein a transition in the received
2 THERMTRIP signal causes a transition in a CLK input of the latch so that the latch provides
3 a THERMTRIP_PS_{DIS} signal to the power supply so as to disable the power supply.

29. The method as defined in Claim 18, further comprising:
coupling a user-activated signal to a CLR input of the latch so as to CLR the
THERMTRIP_PSDIS signal and thereby enable the power supply.

30. The method as defined in Claim 29, wherein the user-activated signal is a
PSON signal from a information handling system PWR button.

31. The method as defined in Claim 18, wherein the THERMTRIP_PSDIS is
coupled to a first input of a logic circuit, the logic circuit having an output coupled to the
PSON input of the power supply so that the power supply is disabled whenever the
THERMTRIP_PSDIS signal is asserted.

32. The method as defined in Claim 32, further comprising:
coupling a PSDIS signal to a second input of the logic circuit so that the power supply
is disabled whenever the PSDIS signal is asserted.

33. A thermal trip power control circuit comprising:
a latch having a CLK input coupled to a THERMTRIP output of a processor
and CLR input coupled to a user-activated control; and
a gate having an input coupled to the output of the latch and an output coupled
to a PSON input of a power supply.

34. The thermal trip power control circuit as defined in Claim 33, further
comprising:
signal conditioning means coupled between the THERMTRIP output and the CLK
input of the latch for conditioning a processor THERMTRIP signal so that an
overheating condition of the processor causes a transition at the CLK input of
the latch.

35. The thermal trip power control circuit as defined in Claim 34, wherein the
signal conditioning means comprises:
a level shifter having an input coupled to the THERMTRIP output; and
an inverter coupled to an output of the level shifter.

1 36. The thermal trip power control circuit as defined in Claim 35, wherein the
2 signal conditioning means is operable to cause a negative-going transition in the
3 THERMTRIP signal to result in a positive-going transition at the CLK input of the latch.

1 37. The thermal trip power control circuit as defined in Claim 36, further
2 comprising:
3 an isolation switch coupled between the signal conditioning means and the CLK input
4 of the latch, the isolation switch operable to selectively couple the
5 THERMTRIP signal to the CLK input of the latch.

1 38. The thermal trip power control circuit as defined in Claim 37, wherein the
2 isolation switch is operable to couple THERMTRIP signal to the CLK input of the latch
3 when a PS signal is asserted and to isolate the THERMTRIP signal from the CLK input of
4 the latch when the PS_G signal CLK is not asserted.

1 39. The thermal trip power control circuit as defined in Claim 38, wherein the
2 isolation switch has an input node coupled to the signal conditioning means, an output node
3 coupled to the CLK input of the latch, and a control node coupled to the PS_G signal.

1 40. The thermal trip power control circuit as defined in Claim 39, wherein the
2 isolation switch comprises an FET.

1 41. The thermal trip power control circuit as defined in Claim 33, further
2 comprising:
3 an isolation switch coupled between the THERMTRIP output of the processor and the
4 CLK input of the latch, the isolation circuit operable to selectively couple the
5 THERMTRIP signal to the CLK input of the latch in response to the PS_G
6 signal.

1 42. The thermal trip power control circuit as defined in Claim 41, further
2 comprising a signal conditioner that comprises:
3 a level shifter having an input coupled to the THERMTRIP output of the processor;
4 and
5 an output of the level shifter and an output coupled to the isolation circuit.

1 43. The thermal trip power control circuit as defined in Claim 42, wherein the
2 signal conditioner is operable to cause a negative-going transition in the THERMTRIP signal
3 to result in a positive-going transition in the THERMTRIP signal at the isolation circuit.

1 44. The thermal trip power control circuit as defined in Claim 42, wherein the
2 isolation switch is operable to couple THERMTRIP signal to the CLK input of the latch
3 when a PS signal is asserted and to isolate the THERMTRIP signal from the CLK input of
4 the latch when the PS_G signal CLK is not asserted.

1 45. The thermal trip power control circuit as defined in Claim 44, wherein the
2 isolation switch has an input node coupled to the signal conditioning means, an output node
3 coupled to the CLK input of the latch, and a control node coupled to the PS_G signal.

1 46. The thermal trip power control circuit as defined in Claim 33, wherein the
2 CLK input of the latch is coupled to the processor.

1 47. The thermal trip power control circuit as defined in Claim 46, wherein the
2 CLK input of the latch is coupled to the processor through an isolation circuit.

1 48. The thermal trip power control circuit as defined in Claim 47, wherein the
2 isolation circuit operates to prevent the latch from changing state until the power supply is
3 demonstrated to be properly operating.

1 49. The thermal trip power control circuit as defined in Claim 48, wherein the
2 isolation circuit comprises a semiconductor switching device having an input
3 node coupled to the processor, and output node coupled to the CLK input of
4 the latch and a control node coupled to the power supply.
5